返回首页
苏宁会员
购物车 0
易付宝
手机苏宁

服务体验

店铺评分与同行业相比

用户评价:----

物流时效:----

售后服务:----

  • 服务承诺: 正品保障
  • 公司名称:
  • 所 在 地:
本店所有商品

  • [正版图书]8084831|计算机组成与设计硬件/软件接口 英文版原书第6版MIPS版 9787111695707 计算
  • 本店商品限购一件,多拍不发货,谢谢合作。
    • 作者: 戴维·A.著
    • 出版社: 机械工业出版社
    • 出版时间:2021-11
    送至
  • 由""直接销售和发货,并提供售后服务
  • 加入购物车 购买电子书
    服务

    看了又看

    商品预定流程:

    查看大图
    /
    ×

    苏宁商家

    商家:
    诺森文化制品专营店
    联系:
    • 商品

    • 服务

    • 物流

    搜索店内商品

    商品分类

    商品参数
    • 作者: 戴维·A.著
    • 出版社:机械工业出版社
    • 出版时间:2021-11
    • 开本:16开
    • ISBN:9780484624044
    • 版权提供:机械工业出版社

              店铺公告

     

      为保障消费者合理购买需求及公平交易机会,避免因非生活消费目的的购买货囤积商品,抬价转售等违法行为发生,店铺有权对异常订单不发货且不进行赔付。异常订单:包括但不限于相同用户ID批量下单,同一用户(指不同用户ID,存在相同/临近/虚构收货地址,或相同联系号码,收件人,同账户付款人等情形的)批量下单(一次性大于5本),以及其他非消费目的的交易订单。

    温馨提示:请务必当着快递员面开箱验货,如发现破损,请立即拍照拒收,如验货有问题请及时联系在线客服处理,(如开箱验货时发现破损,所产生运费由我司承担,一经签收即为货物完好,如果您未开箱验货,一切损失就需要由买家承担,所以请买家一定要仔细验货),

    关于退货运费:对于下单后且物流已发货货品在途的状态下,原则上均不接受退货申请,如顾客原因退货需要承担来回运费,如因产品质量问题(非破损问题)可在签收后,联系在线客服。

     
     
     书   名:  计算机组成与设计:硬件/软件接口(英文版·原书第6版·mips版)
     图书定价:  229元
     作 者:  [美]戴维·A. 帕特森(David A. Patterson),[美]约翰·L. 亨尼斯(John L. Hennessy)
     出 版 社:  机械工业出版社
     出版日期:  2021-11-22
     ISBN 号:  9787111695707
     开   本: 16开
     页   数: 820
     版   次: 1-1
    本书由2017年图灵奖得主Patterson和Hennessy共同撰写,是计算机体系结构领域的经典教材,强调软硬件协同设计及其对性能的影响。本书采用MIPS体系结构, 在介绍并行、流水线、存储层次、抽象等基本原理的基础上,新增关于领域专用体系结构(DSA)的讨论,关注安全攻击、开放指令集、开源软硬件和再虚拟化等新趋势和新问题,并更新了所有实例和练习,特别是新增了Google TPU实例。本书适合作为高等院校计算机专业的教材,也适合广大专业技术人员参考。

    Preface xv
    C H A P T E R S
    1 Computer Abstractions and Technology 2
    1.1 Introduction 3
    1.2 Seven Great Ideas in Computer Architecture 10
    1.3 Below Your Program 13
    1.4 Under the Covers 16
    1.5 Technologies for Building Processors and Memory 24
    1.6 Performance 28
    1.7 Th e Power Wall 40
    1.8 Th e Sea Change: Th e Switch from Uniprocessors to Multiprocessors 43
    1.9 Real Stuff : Benchmarking the Intel Core i7 46
    1.10 Going Faster: Matrix Multiply in Python 49
    1.11 Fallacies and Pitfalls 50
    1.12 Concluding Remarks 53
    1.13 Historical Perspective and Further Reading 55
    1.14 Self-Study 55
    1.15 Exercises 59
    2 Instructions: Language of the Computer 66
    2.1 Introduction 68
    2.2 Operations of the Computer Hardware 69
    2.3 Operands of the Computer Hardware 72
    2.4 Signed and Unsigned Numbers 79
    2.5 Representing Instructions in the Computer 86
    2.6 Logical Operations 93
    2.7 Instructions for Making Decisions 96
    2.8 Supporting Procedures in Computer Hardware 102
    2.9 Communicating with People 112
    2.10 MIPS Addressing for 32-Bit Immediates and Addresses 118
    2.11 Parallelism and Instructions: Synchronization 127
    2.12 Translating and Starting a Program 129
    2.13 A C Sort Example to Put It All Together 138
    2.14 Arrays versus Pointers 147
    2.15 Advanced Material: Compiling C and Interpreting Java 151
    2.16 Real Stuff : ARMv7 (32-bit) Instructions 151
    2.17 Real Stuff : ARMv8 (64-bit) Instructions 155
    2.18 Real Stuff : RISC-V Instructions 156
    2.19 Real Stuff : x86 Instructions 157
    2.20 Going Faster: Matrix Multiply in C 166
    2.21 Fallacies and Pitfalls 167
    2.22 Concluding Remarks 169
    2.23 Historical Perspective and Further Reading 172
    2.24 Self Study 172
    2.25 Exercises 175
    3 Arithmetic for Computers 186
    3.1 Introduction 188
    3.2 Addition and Subtraction 188
    3.3 Multiplication 193
    3.4 Division 199
    3.5 Floating Point 206
    3.6 Parallelism and Computer Arithmetic: Subword Parallelism 232
    3.7 Real Stuff : Streaming SIMD Extensions and Advanced Vector Extensions in x86 234
    3.8 Going Faster: Subword Parallelism and Matrix Multiply 235
    3.9 Fallacies and Pitfalls 237
    3.10 Concluding Remarks 241
    3.11 Historical Perspective and Further Reading 245
    3.12 Self Study 245
    3.13 Exercises 248
    4 The Processor 254
    4.1 Introduction 256
    4.2 Logic Design Conventions 260
    4.3 Building a Datapath 263
    4.4 A Simple Implementation Scheme 271
    4.5 A Multicycle Implementation 284
    4.6 An Overview of Pipelining 285
    4.7 Pipelined Datapath and Control 298
    4.8 Data Hazards: Forwarding versus Stalling 315
    4.9 Control Hazards 328
    4.10 Exceptions 337
    4.11 Parallelism via Instructions 344
    4.12 Putting It All Together: Th e Intel Core i7 6700 and ARM Cortex-A53 358
    4.13 Going Faster: Instruction-Level Parallelism and Matrix Multiply 366
    4.14 Advanced Topic: An Introduction to Digital Design Using a
    Hardware Design Language to Describe and Model a Pipeline and
    More Pipelining Illustrations 368
    4.15 Fallacies and Pitfalls 369
    4.16 Concluding Remarks 370
    4.17 Historical Perspective and Further Reading 371
    4.18 Self-Study 371
    4.19 Exercises 372
    5 Large and Fast: Exploiting Memory Hierarchy 390
    5.1 Introduction 392
    5.2 Memory Technologies 396
    5.3 Th e Basics of Caches 401
    5.4 Measuring and Improving Cache Performance 416
    5.5 Dependable Memory Hierarchy 436
    5.6 Virtual Machines 442
    5.7 Virtual Memory 446
    5.8 A Common Framework for Memory Hierarchy 472
    5.9 Using a Finite-State Machine to Control a Simple Cache 479
    5.10 Parallelism and Memory Hierarchies: Cache Coherence 484
    5.11 Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks 488
    5.12 Advanced Material: Implementing Cache Controllers 488
    5.13 Real Stuff : Th e ARM Cortex-A8 and Intel Core i7 Memory Hierarchies 489
    5.14 Going Faster: Cache Blocking and Matrix Multiply 494
    5.15 Fallacies and Pitfalls 496
    5.16 Concluding Remarks 500
    5.17 Historical Perspective and Further Reading 501
    5.18 Self-Study 501
    5.19 Exercises 506
    6 Parallel Processors from Client to Cloud 524
    6.1 Introduction 526
    6.2 Th e Diffi culty of Creating Parallel Processing Programs 528
    6.3 SISD, MIMD, SIMD, SPMD, and Vector 533
    6.4 Hardware Multithreading 540
    6.5 Multicore and Other Shared Memory Multiprocessors 543
    6.6 Introduction to Graphics Processing Units 548
    6.7 Domain Specifi c Architectures 555
    6.8 Clusters, Warehouse Scale Computers, and Other Message- Passing Multiprocessors 558
    6.9 Introduction to Multiprocessor Network Topologies 563
    6.10 Communicating to the Outside World: Cluster Networking 566
    6.11 Multiprocessor Benchmarks and Performance Models 567
    6.12 Real Stuff : Benchmarking the Google TPUv3 Supercomputer and an NVIDIA Volta GPU Cluster 577
    6.13 Going Faster: Multiple Processors and Matrix Multiply 586
    6.14 Fallacies and Pitfalls 589
    6.15 Concluding Remarks 592
    6.16 Historical Perspective and Further Reading 594
    6.17 Self Study 594
    6.18 Exercises 596
    A P P E N D I C E S
    A Assemblers, Linkers, and the SPIM Simulator A-610
    A.1 Introduction A-611
    A.2 Assemblers A-618
    A.3 Linkers A-626
    A.4 Loading A-627
    A.5 Memory Usage A-628
    A.6 Procedure Call Convention A-630
    A.7 Exceptions and Interrupts A-641
    A.8 Input and Output A-646
    A.9 SPIM A-648
    A.10 MIPS R2000 Assembly Language A-653
    A.11 Concluding Remarks A-689
    A.12 Exercises A-690
    B The Basics of Logic Design B-692
    B.1 Introduction B-693
    B.2 Gates, Truth Tables, and Logic Equations B-694
    B.3 Combinational Logic B-699
    B.4 Using a Hardware Description Language B-710
    B.5 Constructing a Basic Arithmetic Logic Unit B-716
    B.6 Faster Addition: Carry Lookahead B-728
    B.7 Clocks B-738
    B.8 Memory Elements: Flip-Flops, Latches, and Registers B-740
    B.9 Memory Elements: SRAMs and DRAMs B-748
    B.10 Finite-State Machines B-757
    Contents xiii
    B.11 Timing Methodologies B-762
    B.12 Field Programmable Devices B-768
    B.13 Concluding Remarks B-769
    B.14 Exercises B-770
    Index I-1
    O N L I N E C O N T E N T
    Graphics and Computing GPUs C-2
    C.1 Introduction C-3
    C.2 GPU System Architectures C-7
    C.3 Programming GPUs C-12
    C.4 Multithreaded Multiprocessor Architecture C-25
    C.5 Parallel Memory System C-36
    C.6 Floating Point Arithmetic C-41
    C.7 Real Stuff : Th e NVIDIA GeForce 8800 C-46
    C.8 Real Stuff : Mapping Applications to GPUs C-55
    C.9 Fallacies and Pitfalls C-72
    C.10 Concluding Remarks C-76
    C.11 Historical Perspective and Further Reading C-77
    Mapping Control to Hardware D-2
    D.1 Introduction D-3
    D.2 Implementing Combinational Control Units D-4
    D.3 Implementing Finite-State Machine Control D-8
    D.4 Implementing the Next-State Function with a Sequencer D-22
    D.5 Translating a Microprogram to Hardware D-28
    D.6 Concluding Remarks D-32
    D.7 Exercises D-33
    Survey of Instruction Set Architectures
    E.1 Introduction E-3
    E.2 A Survey of RISC Architecture for Desktop, Server, and Embedded
    Computers E-4
    E.3 Th e Intel 80x86 E-30
    E.4 Th e VAX Architecture E-50
    E.5 Th e IBM 360/370 Architecture for Mainframe Computers E-69
    E.6 Historical Perspective and References E-73
    Glossary G-1
    Further Reading FR-1
     
    1
    • 商品详情
    • 内容简介

    售后保障

    最近浏览

    猜你喜欢

    该商品在当前城市正在进行 促销

    注:参加抢购将不再享受其他优惠活动

    x
    您已成功将商品加入收藏夹

    查看我的收藏夹

    确定

    非常抱歉,您前期未参加预订活动,
    无法支付尾款哦!

    关闭

    抱歉,您暂无任性付资格

    此时为正式期SUPER会员专享抢购期,普通会员暂不可抢购